View M29W160EB70N1_1986505.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/40 january 2004 m29w160et m29w160eb 16 mbit (2mb x8 or 1mb x16, boot block) 3v supply flash memory features summary supply voltage ?v cc = 2.7v to 3.6v for program, erase and read access times: 70, 90ns programming time ? 10s per byte/word typical 35 memory blocks ? 1 boot block (top or bottom location) ? 2 parameter and 32 main blocks program/erase controller ? embedded byte/word program algorithms erase suspend and resume modes ? read and program another block during erase suspend unlock bypass program command ? faster production/batch programming temporary block unprotection mode common flash interface ? 64 bit security code low power consumption ? standby and automatic standby 100,000 program/erase cycles per block electronic signature ? manufacturer code: 0020h ? top device code m29w160et: 22c4h ? bottom device code m29w160eb: 2249h figure 1. packages tsop48 (n) 12 x 20mm tfbga48 (za) 6 x 8mm fbga
m29w160et, m29w160eb 2/40 table of contents features summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 figure 1. packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 summary description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 2. logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 table 1. signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 figure 3. tsop connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 figure 4. tfbga connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 figure 5. block addresses (x8). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 figure 6. block addresses (x16). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 signal descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 address inputs (a0-a19). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 data inputs/outputs (dq0-dq7). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 data inputs/outputs (dq8-dq14). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 data input/output or address input (dq15a-1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 chip enable (e ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 output enable (g ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 write enable (w ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 0 reset/block temporary unprotect (rp ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 ready/busy output (rb ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 byte/word organization select (byte ). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 v cc supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 v ss ground. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 bus operations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 bus read. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 bus write. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 output disable. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 standby. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 automatic standby. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 special bus operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 electronic signature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 block protection and blocks unprotection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 2. bus operations, byte = v il . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 table 3. bus operations, byte = v ih . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 command interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 read/reset command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 auto select command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 program command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 unlock bypass command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 unlock bypass program command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 unlock bypass reset command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .13
3/40 m29w160et, m29w160eb chip erase command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 block erase command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 erase suspend command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 erase resume command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 read cfi query command. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 table 4. commands, 16-bit mode, byte = v ih . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 table 5. commands, 8-bit mode, byte = v il . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 table 6. program, erase times and program, erase endurance cycles . . . . . . . . . . . . . . . . . . . 17 status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 data polling bit (dq7). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 toggle bit (dq6).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 error bit (dq5). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 erase timer bit (dq3). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 alternative toggle bit (dq2).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 table 7. status register bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 figure 7. data polling flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 figure 8. data toggle flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 maximum rating. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 table 8. absolute maximum ratings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 dc and ac parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 9. operating and ac measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 9. ac measurement i/o waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 figure 10.ac measurement load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 10. device capacitance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 table 11. dc characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 figure 11.read mode ac waveforms. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 table 12. read ac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .22 figure 12.write ac waveforms, write enable controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 table 13. write ac characteristics, write enable controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 figure 13.write ac waveforms, chip enable controlled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 table 14. write ac characteristics, chip enable controlled. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24 figure 14.reset/block temporary unprotect ac waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 table 15. reset/block temporary unprotect ac characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . 25 package mechanical . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 figure 15.tsop48 ? 48 lead plastic thin small outline, 12 x 20mm, package outline. . . . . . . . . 26 table 16. tsop48 ? 48 lead plastic thin small outline, 12 x 20mm, package mechanical data . 26 figure 16.tfbga48 6x8mm - 6x8 ball array, 0.80 mm pitch, package outline . . . . . . . . . . . . . . . 27 table 17. tfbga48 6x8mm - 6x8 ball array, 0.80 mm pitch, package mechanical data. . . . . . . . 27 part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 table 18. ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 8
m29w160et, m29w160eb 4/40 appendix a.block address table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 19. top boot block addresses, m29w160et . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 table 20. bottom boot block addresses, m29w160eb . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 appendix b.common flash interface (cfi) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 table 21. query structure overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 table 22. cfi query identification string. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 table 23. cfi query system interface information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31 table 24. device geometry definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32 table 25. primary algorithm-specific extended query table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 table 26. security code area . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 appendix c.block protection. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 4 programmer technique . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 in-system technique . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 table 27. programmer technique bus operations, byte = v ih or v il . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 figure 17.programmer equipment block protect flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 figure 18.programmer equipment chip unprotect flowchart. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 figure 19.in-system equipment block protect flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 figure 20.in-system equipment chip unprotect flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38 revision history. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39 table 28. document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
5/40 m29w160et, m29w160eb summary description the m29w160e is a 16 mbit (2mb x8 or 1mb x16) non-volatile memory that can be read, erased and reprogrammed. these operations can be per- formed using a single low voltage (2.7 to 3.6v) supply. on power-up the memory defaults to its read mode where it can be read in the same way as a rom or eprom. the memory is divided in to blocks that can be erased independently so it is possible to preserve valid data while old data is erased. each block can be protected independently to prevent accidental program or erase commands from modifying the memory. program and erase commands are writ- ten to the command interface of the memory. an on-chip program/erase controller simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. the end of a program or erase operation can be detected and any error conditions identified. the command set required to control the memory is consistent with jedec standards. the blocks in the memory are asymmetrically ar- ranged, see figures 5 and 6, block addresses. the first or last 64 kbytes have been divided into four additional blocks. the 16 kbyte boot block can be used for small initialization code to start the microprocessor, the two 8 kbyte parameter blocks can be used for parameter storage and the remaining 32k is a small main block where the ap- plication may be stored. chip enable, output enable and write enable sig- nals control the bus operation of the memory. they allow simple connection to most micropro- cessors, often without additional logic. the memory is offered tsop48 (12 x 20mm) and tfbga48 (0.8mm pitch) packages. the memory is supplied with all the bits erased (set to ?1?). figure 2. logic diagram table 1. signal names ai06849b 20 a0-a19 w dq0-dq14 v cc m29w160et m29w160eb e v ss 15 g rp dq15a?1 rb byte a0-a19 address inputs dq0-dq7 data inputs/outputs dq8-dq14 data inputs/outputs dq15a?1 data input/output or address input e chip enable g output enable w write enable rp reset/block temporary unprotect rb ready/busy output byte byte/word organization select v cc supply voltage v ss ground nc not connected internally
m29w160et, m29w160eb 6/40 figure 3. tsop connections dq3 dq9 dq2 a6 dq0 w a3 rb dq6 a8 a9 dq13 a17 a10 dq14 a2 dq12 dq10 dq15a?1 v cc dq4 dq5 a7 dq7 nc nc ai06850 m29w160et m29w160eb 12 1 13 24 25 36 37 48 dq8 nc a19 a1 a18 a4 a5 dq1 dq11 g a12 a13 a16 a11 byte a15 a14 v ss e a0 rp v ss
7/40 m29w160et, m29w160eb figure 4. tfbga connections (top view through package) ai02985b 6 5 4 3 2 1 v ss dq15 a?1 a15 a14 a12 a13 dq3 dq11 dq10 a18 nc rb dq1 dq9 dq8 dq0 a6 a17 a7 g e a0 a4 a3 dq2 dq6 dq13 dq14 a10 a8 a9 dq4 v cc dq12 dq5 a19 nc rp w a11 dq7 a1 a2 v ss a5 nc a16 byte g f e b a d c h
m29w160et, m29w160eb 8/40 figure 5. block addresses (x8) note: also see appendix a, tables 19 and 20 for a full listing of the block addresses. ai06851 16 kbyte 1fffffh 1fc000h 64 kbyte 01ffffh 010000h 64 kbyte 00ffffh 000000h m29w160et top boot block addresses (x8) 32 kbyte 1f7fffh 1f0000h 64 kbyte 1e0000h 1effffh total of 31 64 kbyte blocks 16 kbyte 1fffffh 1f0000h 64 kbyte 64 kbyte 003fffh 000000h m29w160eb bottom boot block addresses (x8) 32 kbyte 1effffh 01ffffh 64 kbyte 1e0000h 010000h total of 31 64 kbyte blocks 00ffffh 008000h 8 kbyte 8 kbyte 1fbfffh 1fa000h 1f9fffh 1f8000h 8 kbyte 8 kbyte 007fffh 006000h 005fffh 004000h
9/40 m29w160et, m29w160eb figure 6. block addresses (x16) note: also see appendix a, tables 19 and 20 for a full listing of the block addresses. ai06852 8 kword fffffh fe000h 32 kword 0ffffh 08000h 32 kword 07fffh 00000h m29w160et top boot block addresses (x16) 16 kword fbfffh f8000h 32 kword f0000h f7fffh total of 31 32 kword blocks 8 kword fffffh f8000h 32 kword 32 kword 01fffh 00000h m29w160eb bottom boot block addresses (x16) 16 kword f7fffh 0ffffh 32 kword f0000h 08000h total of 31 32 kword blocks 07fffh 04000h 4 kword 4 kword fdfffh fd000h fcfffh fc000h 4 kword 4 kword 03fffh 03000h 02fffh 02000h
m29w160et, m29w160eb 10/40 signal descriptions see figure 2, logic diagram, and table 1, signal names, for a brief overview of the signals connect- ed to this device. address inputs (a0-a19). the address inputs select the cells in the memory array to access dur- ing bus read operations. during bus write opera- tions they control the commands sent to the command interface of the program/erase con- troller. data inputs/outputs (dq0-dq7). the data in- puts/outputs output the data stored at the selected address during a bus read operation. during bus write operations they represent the commands sent to the command interface of the program/ erase controller. data inputs/outputs (dq8-dq14). the data in- puts/outputs output the data stored at the selected address during a bus read operation when byte is high, v ih . when byte is low, v il , these pins are not used and are high impedance. during bus write operations the command register does not use these bits. when reading the status register these bits should be ignored. data input/output or address input (dq15a-1). when byte is high, v ih , this pin behaves as a data input/output pin (as dq8-dq14). when byte is low, v il , this pin behaves as an address pin; dq15a?1 low will select the lsb of the word on the other addresses, dq15a?1 high will select the msb. throughout the text consider references to the data input/output to include this pin when byte is high and references to the address in- puts to include this pin when byte is low except when stated explicitly otherwise. chip enable (e ). the chip enable, e , activates the memory, allowing bus read and bus write op- erations to be performed. when chip enable is high, v ih , all other pins are ignored. output enable (g ). the output enable, g , con- trols the bus read operation of the memory. write enable (w ). the write enable, w , controls the bus write operation of the memory?s com- mand interface. reset/block temporary unprotect (rp ). the reset/block temporary unprotect pin can be used to apply a hardware reset to the memory or to temporarily unprotect all blocks that have been protected. a hardware reset is achieved by holding reset/ block temporary unprotect low, v il , for at least t plpx . after reset/block temporary unprotect goes high, v ih , the memory will be ready for bus read and bus write operations after t phel or t rhel , whichever occurs last. see the ready/busy output section, table 15 and figure 14, reset/ temporary unprotect ac characteristics for more details. holding rp at v id will temporarily unprotect the protected blocks in the memory. program and erase operations on all blocks will be possible. the transition from v ih to v id must be slower than t phphh . ready/busy output (rb ). the ready/busy pin is an open-drain output that can be used to identify when the device is performing a program or erase operation. during program or erase operations ready/busy is low, v ol . ready/busy is high-im- pedance during read mode, auto select mode and erase suspend mode. after a hardware reset, bus read and bus write operations cannot begin until ready/busy be- comes high-impedance. see table 15 and figure 14, reset/temporary unprotect ac characteris- tics. the use of an open-drain output allows the ready/ busy pins from several memories to be connected to a single pull-up resistor. a low will then indicate that one, or more, of the memories is busy. byte/word organization select (byte ). the byte/word organization select pin is used to switch between the 8-bit and 16-bit bus modes of the memory. when byte/word organization se- lect is low, v il , the memory is in 8-bit mode, when it is high, v ih , the memory is in 16-bit mode. v cc supply voltage. the v cc supply voltage supplies the power for all operations (read, pro- gram, erase etc.). the command interface is disabled when the v cc supply voltage is less than the lockout voltage, v lko . this prevents bus write operations from ac- cidentally damaging the data during power up, power down and power surges. if the program/ erase controller is programming or erasing during this time then the operation aborts and the memo- ry contents being altered will be invalid. a 0.1f capacitor should be connected between the v cc supply voltage pin and the v ss ground pin to decouple the current surges from the power supply. the pcb track widths must be sufficient to carry the currents required during program and erase operations, i cc3 . v ss ground. the v ss ground is the reference for all voltage measurements. the two v ss pins of the device must be connected to the system ground.
11/40 m29w160et, m29w160eb bus operations there are five standard bus operations that control the device. these are bus read, bus write, out- put disable, standby and automatic standby. see tables 2 and 3, bus operations, for a summary. typically glitches of less than 5ns on chip enable or write enable are ignored by the memory and do not affect bus operations. bus read. bus read operations read from the memory cells, or specific registers in the com- mand interface. a valid bus read operation in- volves setting the desired address on the address inputs, applying a low signal, v il , to chip enable and output enable and keeping write enable high, v ih . the data inputs/outputs will output the value, see figure 11, read mode ac waveforms, and table 12, read ac characteristics, for details of when the output becomes valid. bus write. bus write operations write to the command interface. a valid bus write operation begins by setting the desired address on the ad- dress inputs. the address inputs are latched by the command interface on the falling edge of chip enable or write enable, whichever occurs last. the data inputs/outputs are latched by the com- mand interface on the rising edge of chip enable or write enable, whichever occurs first. output en- able must remain high, v ih , during the whole bus write operation. see figures 12 and 13, write ac waveforms, and tables 13 and 14, write ac characteristics, for details of the timing require- ments. output disable. the data inputs/outputs are in the high impedance state when output enable is high, v ih . standby. when chip enable is high, v ih , the memory enters standby mode and the data in- puts/outputs pins are placed in the high-imped- ance state. to reduce the supply current to the standby supply current, i cc2 , chip enable should be held within v cc 0.2v. for the standby current level see table 11, dc characteristics. during program or erase operations the memory will continue to use the program/erase supply current, i cc3 , for program or erase operations un- til the operation completes. automatic standby. if cmos levels (v cc 0.2v) are used to drive the bus and the bus is inactive for 150ns or more the memory enters automatic standby where the internal supply current is re- duced to the standby supply current, i cc2 . the data inputs/outputs will still output data if a bus read operation is in progress. special bus operations. additional bus opera- tions can be performed to read the electronic sig- nature and also to apply and remove block protection. these bus operations are intended for use by programming equipment and are not usu- ally used in applications. they require v id to be applied to some pins. electronic signature. the memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. these codes can be read by applying the signals listed in tables 2 and 3, bus operations. block protection and blocks unprotection. each block can be separately protected against accidental program or erase. protected blocks can be unprotected to allow data to be changed. there are two methods available for protecting and unprotecting the blo cks, one for use on pro- gramming equipment and the other for in-system use. block protect and blocks unprotect opera- tions are described in appendix c. table 2. bus operations, byte = v il note: x = v il or v ih . operation e g w address inputs dq15a?1, a0-a19 data inputs/outputs dq14-dq8 dq7-dq0 bus read v il v il v ih cell address hi-z data output bus write v il v ih v il command address hi-z data input output disable x v ih v ih x hi-z hi-z standby v ih x x x hi-z hi-z read manufacturer code v il v il v ih a0 = v il , a1 = v il , a9 = v id , others v il or v ih hi-z 20h read device code v il v il v ih a0 = v ih , a1 = v il , a9 = v id , others v il or v ih hi-z c4h (m29w160et) 49h (m29w160eb)
m29w160et, m29w160eb 12/40 table 3. bus operations, byte = v ih note: x = v il or v ih . command interface all bus write operations to the memory are inter- preted by the command interface. commands consist of one or more sequential bus write oper- ations. failure to observe a valid sequence of bus write operations will result in the memory return- ing to read mode. the long command sequences are imposed to maximize data security. the address used for the commands changes de- pending on whether the memory is in 16-bit or 8- bit mode. see either table 4, or 5, depending on the configuration that is being used, for a summary of the commands. read/reset command. the read/reset com- mand returns the memory to its read mode where it behaves like a rom or eprom, unless other- wise stated. it also resets the errors in the status register. either one or three bus write operations can be used to issue the read/reset command. the read/reset command can be issued, be- tween bus write cycles before the start of a pro- gram or erase operation, to return the device to read mode. once the program or erase operation has started the read/reset command is no longer accepted. the read/reset command will not abort an erase operation when issued while in erase suspend. auto select command. the auto select com- mand is used to read the manufacturer code, the device code and the block protection status. three consecutive bus write operations are re- quired to issue the auto select command. once the auto select command is issued the memory remains in auto select mode until a read/reset command is issued. read cfi query and read/ reset commands are accepted in auto select mode, all other commands are ignored. from the auto select mode the manufacturer code can be read using a bus read operation with a0 = v il and a1 = v il . the other address bits may be set to either v il or v ih . the manufacturer code for stmicroelectronics is 0020h. the device code can be read using a bus read operation with a0 = v ih and a1 = v il . the other address bits may be set to either v il or v ih . the device code for the m29w160et is 22c4h and for the m29w160eb is 2249h. the block protection status of each block can be read using a bus read operation with a0 = v il , a1 = v ih , and a12-a19 specifying the address of the block. the other address bits may be set to ei- ther v il or v ih . if the addressed block is protected then 01h is output on data inputs/outputs dq0- dq7, otherwise 00h is output. program command. the program command can be used to program a value to one address in the memory array at a time. the command re- quires four bus write operations, the final write op- eration latches the address and data, and starts the program/erase controller. if the address falls in a protected block then the program command is ignored, the data remains unchanged. the status register is never read and no error condition is given. during the program operation the memory will ig- nore all commands. it is not possible to issue any command to abort or pause the operation. typical program times are given in table 6. bus read op- erations during the program operation will output the status register on the data inputs/outputs. see the section on the status register for more details. after the program operation has completed the memory returns to the read mode, unless an error operation e g w address inputs a0-a19 data inputs/outputs dq15a?1, dq14-dq0 bus read v il v il v ih cell address data output bus write v il v ih v il command address data input output disable x v ih v ih xhi-z standby v ih xxx hi-z read manufacturer code v il v il v ih a0 = v il , a1 = v il , a9 = v id , others v il or v ih 0020h read device code v il v il v ih a0 = v ih , a1 = v il , a9 = v id , others v il or v ih 22c4h (m29w160et) 2249h (m29w160eb)
13/40 m29w160et, m29w160eb has occurred. when an error occurs the memory continues to output the status register. a read/ reset command must be issued to reset the error condition and return to read mode. note that the program command cannot change a bit set at ?0? back to ?1?. one of the erase com- mands must be used to set all the bits in a block or in the whole memory from ?0? to ?1?. unlock bypass command. the unlock bypass command is used in conjunction with the unlock bypass program command to program the memo- ry. when the access time to the device is long (as with some eprom programmers) considerable time saving can be made by using these com- mands. three bus write operations are required to issue the unlock bypass command. once the unlock bypass command has been is- sued the memory will only accept the unlock by- pass program command and the unlock bypass reset command. the memory can be read as if in read mode. unlock bypass program command. the un- lock bypass program command can be used to program one address in memory at a time. the command requires two bus write operations, the final write operation latches the address and data, and starts the program/erase controller. the program operation using the unlock bypass program command behaves identically to the pro- gram operation using the program command. a protected block cannot be programmed; the oper- ation cannot be aborted and the status register is read. errors must be reset using the read/reset command, which leaves the device in unlock by- pass mode. see the program command for details on the behavior. unlock bypass reset command. the unlock bypass reset command can be used to return to read/reset mode from unlock bypass mode. two bus write operations are required to issue the unlock bypass reset command. read/reset command does not exit from unlock bypass mode. chip erase command. the chip erase com- mand can be used to erase the entire chip. six bus write operations are required to issue the chip erase command and start the program/erase controller. if any blocks are protected then these are ignored and all the other blocks are erased. if all of the blocks are protected the chip erase operation ap- pears to start but will terminate within about 100s, leaving the data unchanged. no error condition is given when protected blocks are ignored. during the erase operation the memory will ignore all commands. it is not possible to issue any com- mand to abort the operation. typical chip erase times are given in table 6. all bus read opera- tions during the chip er ase operation will output the status register on the data inputs/outputs. see the section on the status register for more details. after the chip erase operation has completed the memory will return to the read mode, unless an error has occurred. when an error occurs the memory will continue to output the status regis- ter. a read/reset command must be issued to re- set the error condition and return to read mode. the chip erase command sets all of the bits in un- protected blocks of the memory to ?1?. all previous data is lost. block erase command. the block erase com- mand can be used to erase a list of one or more blocks. six bus write operations are required to select the first block in the list. each additional block in the list can be selected by repeating the sixth bus write operation using the address of the additional block. the block erase operation starts the program/erase controller about 50s after the last bus write operation. once the program/erase controller starts it is not possible to select any more blocks. each additional block must therefore be selected within 50s of the last block. the 50s timer restarts when an additional block is selected. the status register can be read after the sixth bus write operation. see the status register sec- tion for details on how to identify if the program/ erase controller has started the block erase oper- ation. if any selected blocks are protected then these are ignored and all the other selected blocks are erased. if all of the selected blocks are protected the block erase operation appears to start but will terminate within about 100s, leaving the data un- changed. no error condition is given when protect- ed blocks are ignored. during the block erase operation the memory will ignore all commands except the erase suspend command. typical block erase times are given in table 6. all bus read operations during the block erase operation will output the status register on the data inputs/outputs. see the section on the status register for more details. after the block erase operation has completed the memory will return to the read mode, unless an error has occurred. when an error occurs the memory will continue to output the status regis- ter. a read/reset command must be issued to re- set the error condition and return to read mode. the block erase command sets all of the bits in the unprotected selected blo cks to ?1?. all previous data in the selected blocks is lost. erase suspend command. the erase suspend command may be used to temporarily suspend a
m29w160et, m29w160eb 14/40 block erase operation and return the memory to read mode. the command requires one bus write operation. the program/erase controller will suspend within the erase suspend latency time (refer to table 6 for value) of the erase suspend command being issued. once the program/erase controller has stopped the memo ry will be set to read mode and the erase will be suspended. if the erase suspend command is issued during the period when the memory is waiting for an additional block (before the program/erase controller starts) then the erase is suspended immediately and will start im- mediately when the erase resume command is issued. it is not possible to select any further blocks to erase after the erase resume. during erase suspend it is possible to read and program cells in blocks that are not being erased; both read and program operations behave as normal on these blocks. if any attempt is made to program in a protected block or in the suspended block then the program command is ignored and the data remains unchanged. the status register is not read and no error condition is given. read- ing from blocks that are being erased will output the status register. it is also possible to issue the auto select, read cfi query and unlock bypass commands during an erase suspend. the read/reset command must be issued to return the device to read array mode before the resume command will be ac- cepted. erase resume command. the erase resume command must be used to restart the program/ erase controller from erase suspend. an erase can be suspended and resumed more than once. read cfi query command. the read cfi query command is used to read data from the common flash interface (cfi) memory area. this command is valid when the device is in the read array mode, or when the device is in auto select mode. one bus write cycle is required to issue the read cfi query command. once the command is is- sued subsequent bus read operations read from the common flash interface memory area. the read/reset command must be issued to re- turn the device to the previous mode (the read ar- ray mode or auto select mode). a second read/ reset command would be needed if the device is to be put in the read array mode from auto select mode. see appendix b, tables 21, 22, 23, 24, 25 and 26 for details on the information contained in the common flash interface (cfi) memory area.
15/40 m29w160et, m29w160eb table 4. commands, 16-bit mode, byte = v ih note: x don?t care, pa program address, pd program data, ba any address in the block. all values in the table are in hexadecimal. the command interface only uses a?1, a0-a10 and dq0-dq7 to verify the commands; a11-a19, dq8-dq14 and dq15 are don?t care. dq15a?1 is a?1 when byte is v il or dq15 when byte is v ih . read/reset. after a read/reset command, read the memory as normal until another command is issued. auto select. after an auto select command, read manufacturer id, device id or block protection status. program, unlock bypass program, chip erase, block erase. after these commands read the status register until the program/ erase controller completes and the memory returns to read mode. add additional blocks during block erase command with additiona l bus write operations until timeout bit is set. unlock bypass. after the unlock bypass command issue unlock bypass program or unlock bypass reset commands. unlock bypass reset. after the unlock bypass reset command read the memory as normal until another command is issued. erase suspend. after the erase suspend command read non-erasing memory blocks as normal, issue auto select and program com- mands on non-erasing blocks as normal. erase resume. after the erase resume command the suspended erase operation resumes, read the status register until the pro- gram/erase controller completes and the memory returns to read mode. cfi query. command is valid when device is ready to read array data or when device is in auto select mode. command length bus write operations 1st 2nd 3rd 4th 5th 6th addr data addr data addr data addr data addr data addr data read/reset 1x f0 3555 aa 2aa 55 x f0 auto select 3 555 aa 2aa 55 555 90 program 4 555 aa 2aa 55 555 a0 pa pd unlock bypass 3 555 aa 2aa 55 555 20 unlock bypass program 2x a0papd unlock bypass reset 2 x 90 x 00 chip erase 6 555 aa 2aa 55 555 80 555 aa 2aa 55 555 10 block erase 6+ 555 aa 2aa 55 555 80 555 aa 2aa 55 ba 30 erase suspend 1 x b0 erase resume 1 x 30 read cfi query 1 55 98
m29w160et, m29w160eb 16/40 table 5. commands, 8-bit mode, byte = v il note: x don?t care, pa program address, pd program data, ba any address in the block. all values in the table are in hexadecimal. the command interface only uses a?1, a0-a10 and dq0-dq7 to verify the commands; a11-a19, dq8-dq14 and dq15 are don?t care. dq15a?1 is a?1 when byte is v il or dq15 when byte is v ih . read/reset. after a read/reset command, read the memory as normal until another command is issued. auto select. after an auto select command, read manufacturer id, device id or block protection status. program, unlock bypass program, chip erase, block erase. after these commands read the status register until the program/ erase controller completes and the memory returns to read mode. add additional blocks during block erase command with additiona l bus write operations until timeout bit is set. unlock bypass. after the unlock bypass command issue unlock bypass program or unlock bypass reset commands. unlock bypass reset. after the unlock bypass reset command read the memory as normal until another command is issued. erase suspend. after the erase suspend command read non-erasing memory blocks as normal, issue auto select and program com- mands on non-erasing blocks as normal. erase resume. after the erase resume command the suspended erase operation resumes, read the status register until the pro- gram/erase controller completes and the memory returns to read mode. cfi query. command is valid when device is ready to read array data or when device is in auto select mode. command length bus write operations 1st 2nd 3rd 4th 5th 6th addr data addr data addr data addr data addr data addr data read/reset 1x f0 3 aaa aa 555 55 x f0 auto select 3 aaa aa 555 55 aaa 90 program 4 aaa aa 555 55 aaa a0 pa pd unlock bypass 3 aaa aa 555 55 aaa 20 unlock bypass program 2x a0papd unlock bypass reset 2 x 90 x 00 chip erase 6 aaa aa 555 55 aaa 80 aaa aa 555 55 aaa 10 block erase 6+ aaa aa 555 55 aaa 80 aaa aa 555 55 ba 30 erase suspend 1 x b0 erase resume 1 x 30 read cfi query 1 aa 98
17/40 m29w160et, m29w160eb table 6. program, erase times and program, erase endurance cycles note: 1. typical values measured at room temperature and nominal voltages. 2. sampled, but not 100% tested. 3. maximum value measured at worst case conditions for both temperature and v cc after 100,000 program/erase cycles . 4. maximum value measured at worst case conditions for both temperature and v cc . status register bus read operations from any address always read the status register during program and erase operations. it is also read during erase sus- pend when an address within a block being erased is accessed. the bits in the status register are summarized in table 7, status register bits. data polling bit (dq7). the data polling bit can be used to identify whether the program/erase controller has successfully completed its opera- tion or if it has responded to an erase suspend. the data polling bit is output on dq7 when the status register is read. during program operations the data polling bit outputs the complement of the bit being pro- grammed to dq7. after successful completion of the program operation the memory returns to read mode and bus read operations from the ad- dress just programmed output dq7, not its com- plement. during erase operations the data polling bit out- puts ?0?, the complement of the erased state of dq7. after successful completion of the erase op- eration the memory returns to read mode. in erase suspend mode the data polling bit will output a ?1? during a bus read operation within a block being erased. the data polling bit will change from a ?0? to a ?1? when the program/erase controller has suspended the erase operation. figure 7, data polling flowchart, gives an exam- ple of how to use the data polling bit. a valid ad- dress is the address being programmed or an address within the block being erased. toggle bit (dq6). the toggle bit can be used to identify whether the program/erase controller has successfully completed its operation or if it has re- sponded to an erase suspend. the toggle bit is output on dq6 when the status register is read. during program and erase operations the toggle bit changes from ?0? to ?1? to ?0?, etc., with succes- sive bus read operations at any address. after successful completion of the operation the memo- ry returns to read mode. during erase suspend mode the toggle bit will output when addressing a cell within a block being erased. the toggle bit will stop toggling when the program/erase controller has suspended the erase operation. if any attempt is made to erase a protected block, the operation is aborted, no error is signalled and dq6 toggles for approximately 100s. if any at- tempt is made to program a protected block or a suspended block, the operation is aborted, no er- ror is signalled and dq6 toggles for approximately 1s. figure 8, data toggle flowchart, gives an exam- ple of how to use the data toggle bit. error bit (dq5). the error bit can be used to identify errors detected by the program/erase controller. the error bit is set to ?1? when a pro- gram, block erase or chip erase operation fails to write the correct data to the memory. if the error bit is set a read/reset command must be issued before other commands are issued. the error bit is output on dq5 when the status register is read. parameter min typ (1,2) max (2) unit chip erase 29 120 (3) s block erase (64 kbytes) 0.8 6 (4) s erase suspend latency time 20 25 (4) s program (byte or word) 13 200 (3) s chip program (byte by byte) 26 120 (3) s chip program (word by word) 13 60 (3) s program/erase cycles (per block) 100,000 cycles data retention 20 years
m29w160et, m29w160eb 18/40 note that the program command cannot change a bit set to ?0? back to ?1? and attempting to do so will set dq5 to ?1?. a bus read operation to that ad- dress will show the bit is still ?0?. one of the erase commands must be used to set all the bits in a block or in the whole memory from ?0? to ?1? erase timer bit (dq3). the erase timer bit can be used to identify the start of program/erase controller operation during a block erase com- mand. once the program/erase controller starts erasing the erase timer bit is set to ?1?. before the program/erase controller starts the erase timer bit is set to ?0? and additional blocks to be erased may be written to the command interface. the erase timer bit is output on dq3 when the status register is read. alternative toggle bit (dq2). the alternative toggle bit can be used to monitor the program/ erase controller during erase operations. the al- ternative toggle bit is output on dq2 when the status register is read. during chip erase and block erase operations the toggle bit changes from ?0? to ?1? to ?0?, etc., with successive bus read operations from addresses within the blocks being erased. a protected block is treated the same as a block not being erased. once the operation completes the memory returns to read mode. during erase suspend the alternative toggle bit changes from ?0? to ?1? to ?0?, etc. with successive bus read operations from addresses within the blocks being erased. bus read operations to ad- dresses within blocks not being erased will output the memory cell data as if in read mode. after an erase operation that causes the error bit to be set the alternative toggle bit can be used to identify which block or blocks have caused the er- ror. the alternative toggle bit changes from ?0? to ?1? to ?0?, etc. with successive bus read opera- tions from addresses within blocks that have not erased correctly. the alternative toggle bit does not change if the addressed block has erased cor- rectly. table 7. status register bits note: unspecified data bits should be ignored. operation address dq7 dq6 dq5 dq3 dq2 rb program any address dq7 toggle 0 ? ? 0 program during erase suspend any address dq7 toggle 0 ? ? 0 program error any address dq7 toggle 1 ? ? 0 chip erase any address 0 toggle 0 1 toggle 0 block erase before timeout erasing block 0 toggle 0 0 toggle 0 non-erasing block 0 toggle 0 0 no toggle 0 block erase erasing block 0 toggle 0 1 toggle 0 non-erasing block 0 toggle 0 1 no toggle 0 erase suspend erasing block 1 no toggle 0 ? toggle 1 non-erasing block data read as normal 1 erase error good block address 0 toggle 1 1 no toggle 0 faulty block address 0 toggle 1 1 toggle 0
19/40 m29w160et, m29w160eb figure 7. data polling flowchart figure 8. data toggle flowchart maximum rating stressing the device above the rating listed in the absolute maximum ratings" table may cause per- manent damage to the device. exposure to abso- lute maximum rating conditions for extended periods may affect device reliability. these are stress ratings only and operation of the device at these or any other conditions above those indicat- ed in the operating sections of this specification is not implied. refer also to the stmicroelectronics sure program and other relevant quality docu- ments. table 8. absolute maximum ratings note: 1. minimum voltage may undershoot to ?2v during transition and for less than 20ns during transitions. 2. maximum voltage may overshoot to v cc +2v during transition and for less than 20ns during transitions. read dq5 & dq7 at valid address start read dq7 at valid address fail pass ai03598 dq7 = data yes no yes no dq5 = 1 dq7 = data yes no read dq6 start read dq6 twice fail pass ai01370c dq6 = toggle no no yes yes dq5 = 1 no yes dq6 = toggle read dq5 & dq6 symbol parameter min max unit t bias temperature under bias ?50 125 c t stg storage temperature ?65 150 c v io input or output voltage (1,2) ?0.6 v cc +0.6 v v cc supply voltage ?0.6 4 v v id identification voltage ?0.6 13.5 v
m29w160et, m29w160eb 20/40 dc and ac parameters this section summarizes the operating measure- ment conditions, and the dc and ac characteris- tics of the device. the parameters in the dc and ac characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in table 9, operating and ac measurement conditions. designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters. table 9. operating and ac measurement conditions figure 9. ac measurement i/o waveform figure 10. ac measurement load circuit table 10. device capacitance note: sampled only, not 100% tested. parameter m29w160e unit 70 90 min max min max v cc supply voltage 2.7 3.6 2.7 3.6 v ambient operating temperature ?40 85 ?40 85 c load capacitance (c l ) 30 30 pf input rise and fall times 10 10 ns input pulse voltages 0 to v cc 0 to v cc v input and output timing ref. voltages v cc /2 v cc /2 v ai04498 v cc 0v v cc /2 ai04499 c l c l includes jig capacitance device under test 25k ? v cc 25k ? v cc 0.1f symbol parameter test condition min max unit c in input capacitance v in = 0v 6pf c out output capacitance v out = 0v 12 pf
21/40 m29w160et, m29w160eb table 11. dc characteristics note: 1. sampled only, not 100% tested. symbol parameter test condition min typ max unit i li input leakage current 0v v in v cc 1 a i lo output leakage current 0v v out v cc 1 a i cc1 supply current (read) e = v il , g = v ih , f = 6mhz 4.5 10 ma i cc2 supply current (standby) e = v cc 0.2v, rp = v cc 0.2v 35 100 a i cc3 (1) supply current (program/erase) program/erase controller active 20 ma v il input low voltage ?0.5 0.8 v v ih input high voltage 0.7v cc v cc +0.3 v v ol output low voltage i ol = 1.8ma 0.45 v v oh output high voltage i oh = ?100 a v cc ?0.4 v v id identification voltage 11.5 12.5 v i id identification current a9 = v id 100 a v lko program/erase lockout supply voltage 1.8 2.3 v
m29w160et, m29w160eb 22/40 figure 11. read mode ac waveforms table 12. read ac characteristics note: 1. sampled only, not 100% tested. symbol alt parameter test condition m29w160e unit 70 90 t avav t rc address valid to next address valid e = v il , g = v il min 70 90 ns t avqv t acc address valid to output valid e = v il , g = v il max 70 90 ns t elqx (1) t lz chip enable low to output transition g = v il min 0 0 ns t elqv t ce chip enable low to output valid g = v il max 70 90 ns t glqx (1) t olz output enable low to output transition e = v il min 0 0 ns t glqv t oe output enable low to output valid e = v il max 30 35 ns t ehqz (1) t hz chip enable high to output hi-z g = v il max 25 30 ns t ghqz (1) t df output enable high to output hi-z e = v il max 25 30 ns t ehqx t ghqx t axqx t oh chip enable, output enable or address transition to output transition min 0 0 ns t elbl t elbh t elfl t elfh chip enable to byte low or high max 5 5 ns t blqz t flqz byte low to output hi-z max 25 30 ns t bhqv t fhqv byte high to output valid max 30 40 ns ai02922 tavav tavqv taxqx telqx tehqz tglqv tglqx tghqx valid a0-a19/ a?1 g dq0-dq7/ dq8-dq15 e telqv tehqx tghqz valid tbhqv telbl/telbh tblqz byte
23/40 m29w160et, m29w160eb figure 12. write ac waveforms, write enable controlled table 13. write ac characteristics, write enable controlled note: 1. sampled only, not 100% tested. symbol alt parameter m29w160e unit 70 90 t avav t wc address valid to next address valid min 70 90 ns t elwl t cs chip enable low to write enable low min 0 0 ns t wlwh t wp write enable low to write enable high min 45 50 ns t dvwh t ds input valid to write enable high min 45 50 ns t whdx t dh write enable high to input transition min 0 0 ns t wheh t ch write enable high to chip enable high min 0 0 ns t whwl t wph write enable high to write enable low min 30 30 ns t avwl t as address valid to write enable low min 0 0 ns t wlax t ah write enable low to address transition min 45 50 ns t ghwl output enable high to write enable low min 0 0 ns t whgl t oeh write enable high to output enable low min 0 0 ns t whrl (1) t busy program/erase valid to rb low max 30 35 ns t vchel t vcs v cc high to chip enable low min 50 50 s ai02923 e g w a0-a19/ a?1 dq0-dq7/ dq8-dq15 valid valid v cc tvchel twheh twhwl telwl tavwl twhgl twlax twhdx tavav tdvwh twlwh tghwl rb twhrl
m29w160et, m29w160eb 24/40 figure 13. write ac waveforms, chip enable controlled table 14. write ac characteristics, chip enable controlled note: 1. sampled only, not 100% tested. symbol alt parameter m29w160e unit 70 90 t avav t wc address valid to next address valid min 70 90 ns t wlel t ws write enable low to chip enable low min 0 0 ns t eleh t cp chip enable low to chip enable high min 45 50 ns t dveh t ds input valid to chip enable high min 45 50 ns t ehdx t dh chip enable high to input transition min 0 0 ns t ehwh t wh chip enable high to write enable high min 0 0 ns t ehel t cph chip enable high to chip enable low min 30 30 ns t avel t as address valid to chip enable low min 0 0 ns t elax t ah chip enable low to address transition min 45 50 ns t ghel output enable high chip enable low min 0 0 ns t ehgl t oeh chip enable high to output enable low min 0 0 ns t ehrl (1) t busy program/erase valid to rb low max 30 35 ns t vchwl t vcs v cc high to write enable low min 50 50 s ai02924 e g w a0-a19/ a?1 dq0-dq7/ dq8-dq15 valid valid v cc tvchwl tehwh tehel twlel tavel tehgl telax tehdx tavav tdveh teleh tghel rb tehrl
25/40 m29w160et, m29w160eb figure 14. reset/block temporary unprotect ac waveforms table 15. reset/block temporary unprotect ac characteristics note: 1. sampled only, not 100% tested. symbol alt parameter m29w160e unit 70 90 t phwl (1) t phel t phgl (1) t rh rp high to write enable low, chip enable low, output enable low min 50 50 ns t rhwl (1) t rhel (1) t rhgl (1) t rb rb high to write enable low, chip enable low, output enable low min 0 0 ns t plpx t rp rp pulse width min 500 500 ns t plyh (1) t ready rp low to read mode max 10 10 s t phphh (1) t vidr rp rise time to v id min 500 500 ns ai02931b rb w, rp tplpx tphwl, tphel, tphgl tplyh tphphh e, g trhwl, trhel, trhgl
m29w160et, m29w160eb 26/40 package mechanical figure 15. tsop48 ? 48 lead plastic thin small outline, 12 x 20mm, package outline note: drawing is not to scale. table 16. tsop48 ? 48 lead plastic thin small outline, 12 x 20mm, package mechanical data symbol millimeters inches typ min max typ min max a 1.200 0.0472 a1 0.100 0.050 0.150 0.0039 0.0020 0.0059 a2 1.000 0.950 1.050 0.0394 0.0374 0.0413 b 0.220 0.170 0.270 0.0087 0.0067 0.0106 c 0.100 0.210 0.0039 0.0083 cp 0.080 0.0031 d1 12.000 11.900 12.100 0.4724 0.4685 0.4764 e 20.000 19.800 20.200 0.7874 0.7795 0.7953 e1 18.400 18.300 18.500 0.7244 0.7205 0.7283 e 0.500 ? ? 0.0197 ? ? l 0.600 0.500 0.700 0.0236 0.0197 0.0276 l1 0.800 0.0315 305305 tsop-g b e die c l a1 e1 e a a2 1 24 48 25 d1 l1 cp
27/40 m29w160et, m29w160eb figure 16. tfbga48 6x8mm - 6x8 ball array, 0.80 mm pitch, package outline table 17. tfbga48 6x8mm - 6x8 ball array, 0.80 mm pitch, package mechanical data symbol millimeters inches typ min max typ min max a 1.200 0.0472 a1 0.260 0.0102 a2 0.900 0.0354 b 0.350 0.450 0.0138 0.0177 d 6.000 5.900 6.100 0.2362 0.2323 0.2402 d1 4.000 ? ? 0.1575 ? ? ddd 0.100 0.0039 e 8.000 7.900 8.100 0.3150 0.3110 0.3189 e1 5.600 ? ? 0.2205 ? ? e 0.800 ? ? 0.0315 ? ? fd 1.000 ? ? 0.0394 ? ? fe 1.200 ? ? 0.0472 ? ? sd 0.400 ? ? 0.0157 ? ? se 0.400 ? ? 0.0157 ? ? e1 e d1 d eb a2 a1 a bga-z32 ddd fd fe sd se e ball "a1"
m29w160et, m29w160eb 28/40 part numbering table 18. ordering information scheme devices are shipped from the factory with the memory content bits erased to ?1?. for a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the st sales office nearest to you. example: m29w160eb 90 n 6 t device type m29 operating voltage w = v cc = 2.7 to 3.6v device function 160e = 16 mbit (x8/x16), boot block array matrix t = top boot b = bottom boot speed 70 = 70 ns 90 = 90 ns package n = tsop48: 12 x 20 mm za = tfbga48: 6x8 mm, 0.80mm pitch temperature range 6 = ?40 to 85 c option blank = standard packing t = tape and reel packing e = lead-free package, standard packing f = lead-free package, tape & reel packing
29/40 m29w160et, m29w160eb appendix a. block address table table 19. top boot block addresses, m29w160et table 20. bottom boot block addresses, m29w160eb # size (kbytes) address range (x8) address range (x16) 34 16 1fc000h-1fffffh fe000h-fffffh 33 8 1fa000h-1fbfffh fd000h-fdfffh 32 8 1f8000h-1f9fffh fc000h-fcfffh 31 32 1f0000h-1f7fffh f8000h-fbfffh 30 64 1e0000h-1effffh f0000h-f7fffh 29 64 1d0000h-1dffffh e8000h-effffh 28 64 1c0000h-1cffffh e0000h-e7fffh 27 64 1b0000h-1bffffh d8000h-dffffh 26 64 1a0000h-1affffh d0000h-d7fffh 25 64 190000h-19ffffh c8000h-cffffh 24 64 180000h-18ffffh c0000h-c7fffh 23 64 170000h-17ffffh b8000h-bffffh 22 64 160000h-16ffffh b0000h-b7fffh 21 64 150000h-15ffffh a8000h-affffh 20 64 140000h-14ffffh a0000h-a7fffh 19 64 130000h-13ffffh 98000h-9ffffh 18 64 120000h-12ffffh 90000h-97fffh 17 64 110000h-11ffffh 88000h-8ffffh 16 64 100000h-10ffffh 80000h-87fffh 15 64 0f0000h-0fffffh 78000h-7ffffh 14 64 0e0000h-0effffh 70000h-77fffh 13 64 0d0000h-0dffffh 68000h-6ffffh 12 64 0c0000h-0cffffh 60000h-67fffh 11 64 0b0000h-0bffffh 58000h-5ffffh 10 64 0a0000h-0affffh 50000h-57fffh 9 64 090000h-09ffffh 48000h-4ffffh 8 64 080000h-08ffffh 40000h-47fffh 7 64 070000h-07ffffh 38000h-3ffffh 6 64 060000h-06ffffh 30000h-37fffh 5 64 050000h-05ffffh 28000h-2ffffh 4 64 040000h-04ffffh 20000h-27fffh 3 64 030000h-03ffffh 18000h-1ffffh 2 64 020000h-02ffffh 10000h-17fffh 1 64 010000h-01ffffh 08000h-0ffffh 0 64 000000h-00ffffh 00000h-07fffh # size (kbytes) address range (x8) address range (x16) 34 64 1f0000h-1fffffh f8000h-fffffh 33 64 1e0000h-1effffh f0000h-f7fffh 32 64 1d0000h-1dffffh e8000h-effffh 31 64 1c0000h-1cffffh e0000h-e7fffh 30 64 1b0000h-1bffffh d8000h-dffffh 29 64 1a0000h-1affffh d0000h-d7fffh 28 64 190000h-19ffffh c8000h-cffffh 27 64 180000h-18ffffh c0000h-c7fffh 26 64 170000h-17ffffh b8000h-bffffh 25 64 160000h-16ffffh b0000h-b7fffh 24 64 150000h-15ffffh a8000h-affffh 23 64 140000h-14ffffh a0000h-a7fffh 22 64 130000h-13ffffh 98000h-9ffffh 21 64 120000h-12ffffh 90000h-97fffh 20 64 110000h-11ffffh 88000h-8ffffh 19 64 100000h-10ffffh 80000h-87fffh 18 64 0f0000h-0fffffh 78000h-7ffffh 17 64 0e0000h-0effffh 70000h-77fffh 16 64 0d0000h-0dffffh 68000h-6ffffh 15 64 0c0000h-0cffffh 60000h-67fffh 14 64 0b0000h-0bffffh 58000h-5ffffh 13 64 0a0000h-0affffh 50000h-57fffh 12 64 090000h-09ffffh 48000h-4ffffh 11 64 080000h-08ffffh 40000h-47fffh 10 64 070000h-07ffffh 38000h-3ffffh 9 64 060000h-06ffffh 30000h-37fffh 8 64 050000h-05ffffh 28000h-2ffffh 7 64 040000h-04ffffh 20000h-27fffh 6 64 030000h-03ffffh 18000h-1ffffh 5 64 020000h-02ffffh 10000h-17fffh 4 64 010000h-01ffffh 08000h-0ffffh 3 32 008000h-00ffffh 04000h-07fffh 2 8 006000h-007fffh 03000h-03fffh 1 8 004000h-005fffh 02000h-02fffh 0 16 000000h-003fffh 00000h-01fffh
m29w160et, m29w160eb 30/40 appendix b. common flash interface (cfi) the common flash interface is a jedec ap- proved, standardized data structure that can be read from the flash memory device. it allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the mem- ory. the system can interface easily with the de- vice, enabling the software to upgrade itself when necessary. when the cfi query command is issued the de- vice enters cfi query mode and the data structure is read from the memory. tables 21, 22, 23, 24, 25 and 26 show the addresses used to retrieve the data. the cfi data structure also contains a security area where a 64 bit unique security number is writ- ten (see table 26, security code area). this area can be accessed only in read mode by the final user. it is impossible to change the security num- ber after it has been written by st. issue a read command to return to read mode. note: the common flash interface is only avail- able for temperature range 6 (?40 to 85c). table 21. query structure overview note: query data are always presented on the lowest order data outputs. table 22. cfi query identification string note: query data are always presented on the lowest order data outputs (dq7-dq0) only. dq8-dq15 are ?0?. address sub-section name description x16 x8 10h 20h cfi query identification string command set id and algorithm data offset 1bh 36h system interface information device timing & voltage information 27h 4eh device geometry definition flash device layout 40h 80h primary algorithm-specific extended query table additional information specific to the primary algorithm (optional) 61h c2h security code area 64 bit unique device number address data description value x16 x8 10h 20h 0051h "q" 11h 22h 0052h query unique ascii string "qry" "r" 12h 24h 0059h "y" 13h 26h 0002h primary algorithm command set and control interface id code 16 bit id code defining a specific algorithm amd compatible 14h 28h 0000h 15h 2ah 0040h address for primary algorithm extended query table (see table 24) p = 40h 16h 2ch 0000h 17h 2eh 0000h alternate vendor command set and control interface id code second vendor - specified algorithm supported na 18h 30h 0000h 19h 32h 0000h address for alternate algorithm extended query table na 1ah 34h 0000h
31/40 m29w160et, m29w160eb table 23. cfi query system interface information address data description value x16 x8 1bh 36h 0027h v cc logic supply minimum program/erase voltage bit 7 to 4bcd value in volts bit 3 to 0bcd value in 100 mv 2.7v 1ch 38h 0036h v cc logic supply maximum program/erase voltage bit 7 to 4bcd value in volts bit 3 to 0bcd value in 100 mv 3.6v 1dh 3ah 0000h v pp [programming] supply minimum program/erase voltage na 1eh 3ch 0000h v pp [programming] supply maximum program/erase voltage na 1fh 3eh 0004h typical timeout per single byte/word program = 2 n s 16s 20h 40h 0000h typical timeout for minimum size write buffer program = 2 n s na 21h 42h 000ah typical timeout per individual block erase = 2 n ms 1s 22h 44h 0000h typical timeout for full chip erase = 2 n ms na 23h 46h 0004h maximum timeout for byte/word program = 2 n times typical 256s 24h 48h 0000h maximum timeout for write buffer program = 2 n times typical na 25h 4ah 0003h maximum timeout per individual block erase = 2 n times typical 8s 26h 4ch 0000h maximum timeout for chip erase = 2 n times typical na
m29w160et, m29w160eb 32/40 table 24. device geometry definition address data description value x16 x8 27h 4eh 0015h device size = 2 n in number of bytes 2 mbyte 28h 29h 50h 52h 0002h 0000h flash device interface code description x8, x16 async. 2ah 2bh 54h 56h 0000h 0000h maximum number of bytes in multi-byte program or page = 2 n na 2ch 58h 0004h number of erase block regions within the device. it specifies the number of regions within the device containing contiguous erase blocks of the same size. 4 2dh 2eh 5ah 5ch 0000h 0000h region 1 information number of identical size erase block = 0000h+1 1 2fh 30h 5eh 60h 0040h 0000h region 1 information block size in region 1 = 0040h * 256 byte 16 kbyte 31h 32h 62h 64h 0001h 0000h region 2 information number of identical size erase block = 0001h+1 2 33h 34h 66h 68h 0020h 0000h region 2 information block size in region 2 = 0020h * 256 byte 8 kbyte 35h 36h 6ah 6ch 0000h 0000h region 3 information number of identical size erase block = 0000h+1 1 37h 38h 6eh 70h 0080h 0000h region 3 information block size in region 3 = 0080h * 256 byte 32 kbyte 39h 3ah 72h 74h 001eh 0000h region 4 information number of identical-size erase block = 001eh+1 31 3bh 3ch 76h 78h 0000h 0001h region 4 information block size in region 4 = 0100h * 256 byte 64 kbyte
33/40 m29w160et, m29w160eb table 25. primary algorithm-specific extended query table table 26. security code area address data description value x16 x8 40h 80h 0050h primary algorithm extended query table unique ascii string ?pri? "p" 41h 82h 0052h "r" 42h 84h 0049h "i" 43h 86h 0031h major version number, ascii "1" 44h 88h 0030h minor version number, ascii "0" 45h 8ah 0000h address sensitive unlock (bits 1 to 0) 00 = required, 01= not required silicon revision number (bits 7 to 2) ye s 46h 8ch 0002h erase suspend 00 = not supported, 01 = read only, 02 = read and write 2 47h 8eh 0001h block protection 00 = not supported, x = number of blocks in per group 1 48h 90h 0001h temporary block unprotect 00 = not supported, 01 = supported ye s 49h 92h 0004h block protect /unprotect 04 = m29w400b 4 4ah 94h 0000h simultaneous operations, 00 = not supported no 4bh 96h 0000h burst mode, 00 = not supported, 01 = supported no 4ch 98h 0000h page mode, 00 = not supported, 01 = 4 page word, 02 = 8 page word no address data description x16 x8 61h c3h, c2h xxxx 64 bit: unique device number 62h c5h, c4h xxxx 63h c7h, c6h xxxx 64h c9h, c8h xxxx
m29w160et, m29w160eb 34/40 appendix c. block protection block protection can be used to prevent any oper- ation from modifying the data stored in the flash memory. each block can be protected individually. once protected, program and erase operations on the block fail to change the data. there are three techniques that can be used to control block protection, these are the program- mer technique, the in-system technique and tem- porary unprotection. temporary unprotection is controlled by the reset/block temporary unpro- tection pin, rp ; this is described in the signal de- scriptions section. unlike the command interface of the program/ erase controller, the techniques for protecting and unprotecting blocks could change between differ- ent flash memory suppliers. programmer technique the programmer technique uses high (v id ) volt- age levels on some of the bus pins. these cannot be achieved using a standard microprocessor bus, therefore the technique is recommended only for use in programming equipment. to protect a block follow the flowchart in figure 17, programmer equipment block protect flowchart. during the block protect algorithm, the a19-a12 address inputs indicate the address of the block to be protected. the block will be correctly protected only if a19-a12 remain valid and stable, and if chip enable is kept low, v il , all along the protect and verify phases. the chip unprotect algorithm is used to unprotect all the memory blocks at the same time. this algo- rithm can only be used if all of the blocks are pro- tected first. to unprotect the chip follow figure 18, programmer equipment chip unprotect flow- chart. table 27, programmer technique bus op- erations, gives a summary of each operation. the timing on these flowcharts is critical. care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. do not abort the procedure before reaching the end. chip unprotect can take several seconds and a user message should be provided to show that the operation is progressing. in-system technique the in-system technique requires a high voltage level on the reset/blocks temporary unprotect pin, rp . this can be achieved without violating the maximum ratings of the components on the micro- processor bus, therefore this technique is suitable for use after the flash memory has been fitted to the system. to protect a block follow the flowchart in figure 19, in-system block protect flowchart. to unprotect the whole chip it is necessary to protect all of the blocks first, then all the blocks can be unprotected at the same time. to unprotect the chip follow fig- ure 20, in-system chip unprotect flowchart. the timing on these flowcharts is critical. care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. do not allow the microprocessor to service interrupts that will upset the timing and do not abort the pro- cedure before reaching the end. chip unprotect can take several seconds and a user message should be provided to show that the operation is progressing. table 27. programmer technique bus operations, byte = v ih or v il operation e g w address inputs a0-a19 data inputs/outputs dq15a?1, dq14-dq0 block protect v il v id v il pulse a9 = v id , a12-a19 block address others = x x chip unprotect v id v id v il pulse a9 = v id , a12 = v ih , a15 = v ih others = x x block protection verify v il v il v ih a0 = v il , a1 = v ih , a6 = v il , a9 = v id , a12-a19 block address others = x pass = xx01h retry = xx00h block unprotection verify v il v il v ih a0 = v il , a1 = v ih , a6 = v ih , a9 = v id , a12-a19 block address others = x retry = xx01h pass = xx00h
35/40 m29w160et, m29w160eb figure 17. programmer equipment block protect flowchart note: 1. address inputs a19-a12 give the address of the block that is to be protected. it is imperative that they remain stable d uring the operation. 2. during the protect and verify phases of the algorithm, chip enable e must be kept low, v il . address = block address ai03469b g, a9 = v id , e = v il n = 0 wait 4s wait 100s w = v il (1) w = v ih e, g = v ih , a0, a6 = v il , a1 = v ih a9 = v ih e, g = v ih ++n = 25 start fail pass yes no data = 01h yes no w = v ih e = v il (1) wait 4s g = v il wait 60ns read data verify protect set-up end a9 = v ih e, g = v ih
m29w160et, m29w160eb 36/40 figure 18. programmer equipment chip unprotect flowchart protect all blocks ai03470 a6, a12, a15 = v ih (1) e, g, a9 = v id data w = v ih e, g = v ih address = current block address a0 = v il , a1, a6 = v ih wait 10ms = 00h increment current block n = 0 current block = 0 wait 4s w = v il ++n = 1000 start yes yes no no last block yes no e = v il wait 4s g = v il wait 60ns read data fail pass verify unprotect set-up end a9 = v ih e, g = v ih a9 = v ih e, g = v ih
37/40 m29w160et, m29w160eb figure 19. in-system equipment block protect flowchart ai03471 write 60h address = block address a0 = v il , a1 = v ih , a6 = v il n = 0 wait 100s write 40h address = block address a0 = v il , a1 = v ih , a6 = v il rp = v ih ++n = 25 start fail pass yes no data = 01h yes no rp = v ih wait 4s verify protect set-up end read data address = block address a0 = v il , a1 = v ih , a6 = v il rp = v id issue read/reset command issue read/reset command write 60h address = block address a0 = v il , a1 = v ih , a6 = v il
m29w160et, m29w160eb 38/40 figure 20. in-system equipment chip unprotect flowchart ai03472 write 60h any address with a0 = v il , a1 = v ih , a6 = v ih n = 0 current block = 0 wait 10ms write 40h address = current block address a0 = v il , a1 = v ih , a6 = v ih rp = v ih ++n = 1000 start fail pass yes no data = 00h yes no rp = v ih wait 4s read data address = current block address a0 = v il , a1 = v ih , a6 = v ih rp = v id issue read/reset command issue read/reset command protect all blocks increment current block last block yes no write 60h any address with a0 = v il , a1 = v ih , a6 = v ih verify unprotect set-up end
39/40 m29w160et, m29w160eb revision history table 28. document revision history date version revision details 06-aug-2002 -01 first issue: originates from m29w160d datasheet dated 24-jun-2002 27-nov-2002 1.1 9x8mm fbga48 package replaced by 6x8mm. vdd(min) reduced for -70ns speed class. erase suspend latency time (typical and maximum) added to program, erase times and program, erase endurance cycles table. logic diagram corrected. 03-dec-2002 1.2 package information corrected in ordering information table. 21-mar-2003 2.0 document promoted to full datasheet status. block protect and chip unprotect algorithms specified in appendix c, block protection. 27-jun-2003 2.1 tsop48 package information updated (see figure 15 and table 16). 26-jan-2004 3.0 block erase command clarified.
m29w160et, m29w160eb 40/40 information furnished is believed to be accurate and reliable. however, stmicroelectronics assumes no responsibility for the co nsequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. no license is g ranted by implication or otherwise under any patent or patent rights of stmicroelectronics. specifications mentioned in this publication are subject to change wit hout notice. this publication supersedes and replaces all information previously supplied. stmicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of stmicroelectronics. the st logo is a registered trademark of stmicroelectronics. all other names are the property of their respective owners. ? 2004 stmicroelectronics - all rights reserved stmicroelectronics group of companies australia - belgium - brazil - canada - china - czech republic - finland - france - germany - hong kong - india - israel - italy - japan - malaysia - malta - morocco - singapore - spain - sweden - switzerland - united kingdom - united states www.st.com

▲Up To Search▲

Price & Availability of M29W160EB70N1

	To Download M29W160EB70N1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .